## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Kevin W. Glass

Title:

FREQUENCY PRESCALER APPARATUS, METHOD, AND SYSTEM

Docket No.:

80107.022US1

Filed:

June 27, 2003

Examiner:

Unknown

Serial No.: 10/608051

Due Date: N/A

Group Art Unit: Unknown

Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

A return postcard.

XX An Information Disclosure Statement (1 pg.), Form 1449 (2 pgs.), and copies of 27 cited documents.

If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 50-2359.

LeMoine Patent Services, PLLC c/o PortfolioIP P:O. Box 52050 Minneapolis, MN 55402 952-473-8800

By: Dana B. Le Maine Reg. No. 40,062

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O.Box 1450, Alexandria, VA 22313-1450, on this 21st day of August, 2003.

Andrew J. Kuvl

(GENERAL)

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

MApplicant: Serial No.: Kevin W. Glass

Examiner:
Group Art Unit:

Unknown Unknown

Filigi:

10/608051 June 27, 2003

Docket:

80107.022US1

Figu:

PEOLIENCY DRESCALED ADDARATIS METHO

FREQUENCY PRESCALER APPARATUS, METHOD, AND SYSTEM

## INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 50-2359 in order to have this Information Disclosure Statement considered.

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

KEVIN W. GLASS

By his Representatives, LeMoine Patent Services, PLLC c/o PortfolioIP P.O. Box 52050 Minneapolis, MN 55402

952-473-8800 N

Date August 21, 2003

By Dana B. Le Maine

Dana LeMoine Reg. No. 40,062

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, P.O.Box 1450, Alexandria, VA 22313-

1450, on this 215th day of August, 2003

Signature

Name

Under the Peperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a visid OMB control number.

Complete if Manuary Substitute for form 1449A/PTO
INFORMATION DISCLOSURE 10/608051 Complete if Known Applicati n Number June 27, 2003 STATEMENT BY APPLICANT Filing Date Glass, Kevin First Named Invent r Unknown **Group Art Unit** Unknown **Examiner Name** Attorney Docket No: 80107.022US1

| Sifeet 1 of 2                |                  |   |     |                            |
|------------------------------|------------------|---|-----|----------------------------|
|                              | Dublication Date | Name of Patentee or Applicant of cited Document |     | Filing Date If Appropriate |
| Examiner USP Document Number |                  |   |     |                            |
|                              |                  | DATENT DOCUME                                   | NTS |                            |

| Initial * Number                       |                    |   |                         |
|--|--------------------|---|-------------------------|
|  | FOREIGN PATENT DOO | CUMENTS e of Patentee or Applicant of Class | Subclass T <sup>2</sup> |
| Examiner Foreign Document No Initials* | 144                | cited Document                              | UTC                     |

| Examiner              | Foreign Docum | nent No       | Publication Date Cited 9 9 9   |     |
|-----------------------|---------------|---------------|--|-----|
| Initials*             |               |               | TUDE DOCUMENTS   |     |
|                       |               |               | NON PATENT LITERATURE DOCUMENTO  |     |
| Γ                     | OTHER         |               | IENTS NON PATENT LITERATURE DOCUMENTS  The of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item agazine, Journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.  |     |
| 1.00                  | Cite          | Include nam   | e of the author (III CALL Symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, page (5), see lournal, serial, symposium, catalog, etc.), date, symposium, etc., etc |     |
| Examiner<br>initials* | No 1          | (book, m      | was of the author (ill Odd), catalog, etc.), date, pagedon, serial, symposium, catalog, etc.), date, pagedon, serial, serial, pagedon, serial, serial, serial, pagedon, serial, seria | 1   |
| mitais                |               | SUAF M        | TOP of al "Double Plecharge"   |     |
|                       | $\neg$        | CHAE, N       | Prescaler", IEEE, (1999),pp. 609-612  Prescaler", IEEE, (1999),pp. 609-612   | 1   |
| 1                     |               | Modulus       | Prescaler   Presca | 1   |
|                       |               | ehang,        | WAN-YEOB, et al., 1999),pp. 609-612 Prescaler", IEEE, (1999),pp. 609-612 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900  |     |
|                       | 1 1           | MHz to 1      | W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler to 300  |     |
| I                     | 1 1           | Conteren      | ce, (1999), pp. State Coll Hsing Phase Switching   |     |
|                       |               | CHI. BAC      | CS Letters, Volume 37,(July 2001),pp. 875-877   |     |
|                       | 1 1           | Flectroni     | Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled Fractional-N R, "A CMOS Monolithic Monolit  | 1   |
|                       |               | AC MUE        | R BRAM, et al., "A CMOS World ITTE Journal of Solid-State Circuits.  |     |
|                       | 1 1           | Creation      | R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, BRAM, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, Bram, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, Bram, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, Bram, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, Bram, et al., "A CMOS Monolithic Δ Σ -Controlled 1 locations of R, Bram, et al., "A CMOS Monolithic Monolithic M, "A CMOS  |     |
| 1                     |               |               | 37 ( ICIN )  | \ \ |
| 1                     |               | Volume        | 57,001) - et al. "Design Considerations in a Biothern Symposium,   | 1   |
|                       |               | DULGE         | R, FIKRET, et al., "Design Considerations in a Biothese Symposium, er", 2002 IEEE Radio Frequency Integrated Circuits Symposium,   |     |
|                       | 1             | Prescale      | pp. 177-180  JNE-MING, et al., "Low-Voltage CMOS Frequency Synthesizer for UNE-MING, et al., "Low-Voltage CMOS Frequency Syn | 1   |
| 1                     |               | (2002),r      | pp. 177-100 st at "I ow-Voltage CMOS Frequency Synthesizes to  | 1   |
|                       |               | HSU, JU       | JNE-MING, et al., Low Versions on Circuits and Systems in  | 1   |
| 1                     |               | <b>TERMES</b> | JNE-MING, et al., "Low-Voltage CMOS Frequency Synthesizer to JNE-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-MI |     |
| 1                     |               | Analog        | and Digital Signal Processing, Volume 48,(2001),pp. 820-034<br>and Digital Signal Processing, Volume 48,(2001),pp. 820-034<br>CHIH-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-<br>CHIH-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-   |     |
|                       |               | HING          | CHIH-MING, et al., "A Fully Integration Volume 37, (April 2002), pp.   | 1   |
|                       |               | L ocked       | CHIH-MING, et al., "A Fully Integrated 1.5-V 5.5-GHZ CMOS 1.1000 CHIH-MING, et al., "A Fully Integrated 1.5-V 5.5-GHZ CMOS 1.1000 CHIH-MING, et al., "A Fully Integrated 1.5-V 5.5-GHZ CMOS 1.1000 CMOS VCOs and CHIH-CMOS VCOs and  |     |
|                       | 1             | LUCKEO        | Loop", IEEE Journal of the Loop of the Loo | 1 1 |
| 1                     |               | 521-52        | CHIH-MING, et al., "Fully Integrated 5.35-GHz CMOS VCOs and CHIH-MING, et al., "Fully Integrated 5.35-GHz CMOS VCOs and Inchingues, Volume Sters", IEEE Transactions on Microwave Theory and Techniques, Volume 2001) pp. 17-22  | 1 1 |
|                       |               | HUNG          | CHIR-WING Transactions on Microwave Theory and Tosman  |     |
|                       |               | Presca        | nuary 2001),pp. 17-22  P, HERBERT, et al., "2-GHz/2-mW and 12-GHz/30-mW Dual Modulus  P, HERBERT, et al., "2-GHz/2-mW is Silicon Bipolar Technology", IEEE Journal of Solid-State Circuits,  | 1   |
| 1                     |               | 49,(Ja        | nuary 2001), pp. 17 22-GHz/2-mW and 12-GHz/30-mv Dual Modules  | 1   |
| <b> </b>              |               | KNAP          | P, HERBERT, et al., 2001 Delogy", IEEE Journal of Solid-State Officialist  | 1   |
| 1                     |               | Presc         | P, HERBERT, et al., "2-GHz/2-mW and 12-GHz/30-mW Duar Wedenter<br>P, HERBERT, et al., "2-GHz/2-mW and 12-GHz/30-mW Duar Wedenter<br>alers in Silicon Bipolar Technology", <u>IEEE Journal of Solid-State Circuits</u> ,<br>alers in Silicon Bipolar 2001), pp. 1420-1423   | +   |
| 1                     |               | Volum         | ne 36,(September 2001),pp. 1420-1423  The 36,(September 2001),pp. 1420-1423  The HERBERT, et al., "36 GHz Dual-Modulus Prescaler in SiGe Bipolar  The HERBERT, et al., "36 GHz Dual-Modulus Prescaler in SiGe Bipolar  The 1802 JEEE Radio Frequency Integrated Circuits Symposium,  | 1   |
| · \                   |               | LNIAP         | P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Dual-Modulus Prescaler III 3100 Dipersional P, HERBERT, et al., "36 GHz Di | 1   |
|                       |               | Toobr         | pology" 2002 IEEE Radio Frequency Integrates   |     |
| l l                   | l l           | Tech          | on 239-242 2001 IEEE International SOI   | .   |
| 1                     |               | (2002         | rology", 2002 IEEE Radio 1754  2),pp. 239-242  FLEMING, et al., "5+ GHz CMOS Prescaler", 2001 IEEE International SOI   |     |
|                       |               | LAM,          | (2001) pp. 65-66   | l l |
| \                     | 1             | Confe         | FLEMING, et al., 51 GHz  erence, (2001),pp. 65-66  EXANG-YOON, et al., "Full-CMOS 2.4GHz Wideband CDMA Transmitter  KANG-YOON to al., "Full-CMOS 2.4GHz Wideband CDMA Transmitter  KANG-YOON to al., "Full-CMOS 2.4GHz Wideband CDMA Transmitter  KANG-YOON, et al., "Full-CMOS 2.4GHz Wideband CDMA Transmitter  KANG-YOON, St. Circuits Digest of Technical Papers, (2001),pp. 7-10  | 1   |
| <b> </b>              |               | LEE,          | KANG-YUUN, et al., 1 Universion Mixers and DC-Offset Cancellation, 2007  | l   |
| l l                   |               | and I         | Receiver with Direct Conversion of Technical Papers, (2001),pp. 7-10   |     |
| 1                     | 1             | Svm           | Receiver with Direct Conversion Mixers and DC-Oliser Cantonian Receiver with Direct Conversion Receiver w |     |
| L                     |               |               | DATE CONSIDERED  |     |
|                       |               |               | DATE CONC.   |     |

PTC/SB/08A/10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE

| Substitute for form 1449A/PTO  | Under the Paperwork Reduction Act of 1995, no persons are Complete if Known | required to respond to a collection of information unless it contains a valid CMB control number |  |
|--|---|--|--|
| Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use parmany Species as necessary)  Complete if Known  Application Number  Filing Date | Application Number  | 10/608051  |  |
| (Use as many sippets as necessary)   | Filing Date   | June 27, 2003  |  |
| 18   | First Named Inventor  | Glass, Kevin   |  |
| \ \sigma_{\infty} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \  | Group Art Unit  | Unknown  |  |
|  | Examiner Name   | Unknown  |  |
| Street 2 of 2  | Attorney Docket No: 80107.022US1  |  |  |

|                    | OTHE         | R DOCUMENTS NON PATENT LITERATURE DOCUMENTS   |          |
|--------------------|--------------|---|----------|
| Examiner Initials* | Cite<br>No 1 | include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T        |
|                    |              | MALIGEORGOS, JAMES P., et al., "A Low-Voltage 5.1-5.8-GHz Image-Reject  | {        |
|                    |              | Receiver with Wide Dynamic Range", IEEE Journal of Solid-State Circuits.  | {        |
|                    |              | Volume 35,(December 2000),pp. 1917-1926   |          |
|                    |              | OHIRA, TAKASHI, et al., "An X-Band GaAs Monolithic Voltage Controlled   | }        |
|                    |              | Frequency Divider with Ultra-Low DC Power Consumption", Proceedings of  | }        |
|                    |              | APMC, (2001),pp. 127-130  | <u> </u> |
|                    |              | PRETL, HARALD, et al., "A W-CDMA Zero-IF Front-End for UMTS in a 75 GHz   | Ì        |
|                    |              | SiGe BiCMOS Technology", 2001 IEEE Radio Frequency Integrated Circuits  |          |
|                    | ,            | Symposium, (2001),pp. 9-12  | 1        |
|                    |              | SOARES, JR., J N., et al., "A 1.6-GHz Dual Modulus Prescaler Using the  | }        |
|                    | _            | Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC)", IEEE   | 1        |
|                    |              | Journal of Solid-State Circuits, Volume 34,(January 1999),pp. 97-102  |          |
|                    |              | SOARES, JR., JOAO N., et al., "The Use of Extended TSPC CMOS Structures   |          |
|                    |              | to Build Circuits with Doubled Input/Output Data Throughput", IEEE, (2000),pp.  | }        |
|                    |              | 228-233   |          |
|                    |              | SUNG, KI-HYUK, et al., "Comments on 'New Dynamic Flip-Flops for High-   |          |
|                    | -            | Speed Dual-Modulus Prescaler", IEEE Transactions on Solid-State Circuits.   |          |
|                    |              | Volume 35,(June 2000),pp. 919-920   |          |
|                    |              | THÉBOUT, MARC, "A 480µW 2GHZ Ultra Low Power Dual-Modulus Prescaler   | T        |
|                    |              | in 0.25µM Standard CMOS", IEEE International Symposium on Circuits and  | }        |
|                    |              | Systems, (May 2000),pp. 741-744   | 1        |
|                    |              | TOURNIER, ERIC, et al., "A 14.5 GHz-0.35µm Frequency Divider for Dual-  | 7        |
|                    |              | Modulus Prescaler", 2002 IEEE Radio Frequency Integrated Circuits   | }        |
|                    | -            | Symposium, (2002),pp. 227-230   | }        |
|                    |              | WASSATSCH, ANDREAS, et al., "Scalable Counter Architecture for a Pre-   | 1        |
|                    | -            | loadable 1GHz@0.6µm/5V Prescaler in TSPC", IEEE, (2001),pp. 92-95   |          |
|                    |              | WU, PING, et al., "A CMOS Triple-band Fractional-N Frequency Synthesizer for  | T        |
|                    | -            | GSM/GPRS/EDGE Applications", IEEE, (2001),pp. 706-709   | 1        |
|                    | <del> </del> | YAN, HONGYAN, et al., "A High-Speed CMOS Dual-Phase Dynamic-Psuedo  | T        |
|                    |              | NMOS ((DP)²) Latch and Its Application in a Dual-Modulus Prescaler", IEEE   | 1        |
|                    | 1            | Journal of Solid-State Circuits, Volume 34,(October 1999),pp. 1400-1404   | 1        |
|                    | <del> </del> | YUAN, J-R, et al., "Fast CMOS Nonbinary Divider and Counter", Electronics   | 1        |
|                    | _            | Letters, Volume 29,(June 1993),pp. 1222-1223  |          |
|                    |              | YUAN, J-R, et al., "New Domino Logic Precharged by Clock and Data",   | 1        |
|                    | -            | Electronics Letters, Volume 29, (December 1993), pp. 2188-2189  |          |
|                    | <del> </del> | ZUAN, JIREN, et al., "Pushing the Limits of Standard CMOS", IEEE Spectrum,  | +        |
|                    | _            | (February 1991),pp. 52-53   |          |
|                    | <del></del>  | YUN, WONJOO , et al., "New High Speed Dynamic D-Type Flip Flop For  | +-       |
|                    | 1            | Prescaler", ISIE 2001, (2001),pp. 629-631   |          |
|                    |              | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | ٠        |

EXAMINER DATE CONSIDERED